



- ★ Super Low Gate Charge
- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology


Product Summary

BVDSS	RDS(ON)	ID
30V	7.6mΩ	50A

Description

The XR50N03Z is the high cell density trenched N-ch MOSFETs, which provide excellent RDS(ON) and gate charge for most of the synchronous buck converter applications. The XR50N03Z meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

TO251 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units
		10s	Steady State	
V _{DS}	Drain-Source Voltage	30		V
V _{GS}	Gate-Source Voltage		±20	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	50		A
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	26		A
I _{DM}	Pulsed Drain Current ²	168		A
EAS	Single Pulse Avalanche Energy ³	33		mJ
I _{AS}	Avalanche Current	23.8		A
P _D @T _C =25°C	Total Power Dissipation ⁴	30.5		W
T _{STG}	Storage Temperature Range	-55 to 175		°C
T _J	Operating Junction Temperature Range	-55 to 175		°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJC}	Thermal Resistance Junction-Case ¹	---	5.26	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
Off Characteristics						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	30	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}$, $V_{GS}=0\text{V}$,	-	-	1.0	μA
I_{GSS}	Gate to Body Leakage Current	$V_{DS}=0\text{V}$, $V_{GS}=\pm 20\text{V}$	-	-	± 100	nA
On Characteristics						
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	1.0	1.5	2.5	V
$R_{DS(\text{on})}$ note3	Static Drain-Source on-Resistance	$V_{GS}=10\text{V}$, $I_D=20\text{A}$	-	7.6	10	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$, $I_D=10\text{A}$	-	11.5	17	
Dynamic Characteristics						
C_{iss}	Input Capacitance	$V_{DS}=15\text{V}$, $V_{GS}=0\text{V}$, $f=1.0\text{MHz}$	-	1011	-	pF
C_{oss}	Output Capacitance		-	142	-	pF
C_{rss}	Reverse Transfer Capacitance		-	119	-	pF
Q_g	Total Gate Charge	$V_{DS}=15\text{V}$, $I_D=20\text{A}$, $V_{GS}=10\text{V}$	-	19	-	nC
Q_{gs}	Gate-Source Charge		-	6.3	-	nC
Q_{gd}	Gate-Drain("Miller") Charge		-	4.5	-	nC
Switching Characteristics						
$t_{d(on)}$	Turn-on Delay Time	$V_{DS}=30\text{V}$, $I_D=2\text{A}$, $R_{\text{GEN}}=3\Omega$, $V_{GS}=10\text{V}$	-	6	-	ns
t_r	Turn-on Rise Time		-	5	-	ns
$t_{d(off)}$	Turn-off Delay Time		-	25	-	ns
t_f	Turn-off Fall Time		-	7	-	ns
Drain-Source Diode Characteristics and Maximum Ratings						
I_s	Maximum Continuous Drain to Source Diode Forward Current	-	-	50	A	
I_{SM}	Maximum Pulsed Drain to Source Diode Forward Current	-	-	160	A	
V_{SD}	Drain to Source Diode Forward Voltage	$V_{GS}=0\text{V}$, $I_s=30\text{A}$	-	-	1.2	V
trr	Body Diode Reverse Recovery Time	$I_F=30\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$	-	7	-	ns
Qrr	Body Diode Reverse Recovery Charge		-	6.3	-	nC

Notes: 1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

2. EAS condition: $T_J=25^\circ\text{C}$, $V_{DD}=15\text{V}$, $V_G=10\text{V}$, $R_G=25\Omega$, $L=0.5\text{mH}$, $I_{AS}=11.5\text{A}$ 3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 0.5\%$

Typical Performance Characteristics

Figure 1: Output Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics



N-Ch 30V Fast Switching MOSFETs

Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 8: Normalized on Resistance vs. Junction Temperature






Figure 10: Maximum Continuous Drain Current vs. Case Temperature



Test Circuit




Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3: Unclamped Inductive Switching Test Circuit & Waveforms

Package Mechanical Data TO 251

