



- ★ Super Low Gate Charge
- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary


BVDSS	RDS(ON)	ID
30V	3.5mΩ	100A

Description

The XR100N03Z is the high cell density trenched N-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The XR100N03Z meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

TO251 Pin Configuration



Absolute Maximum Ratings ($T_C=25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter		Max.	Units
V_{DSS}	Drain-Source Voltage		30	V
V_{GSS}	Gate-Source Voltage		± 20	V
I_D	Continuous Drain Current	$T_C = 25^\circ\text{C}$	100	A
		$T_C = 100^\circ\text{C}$	65	A
I_{DM}	Pulsed Drain Current ^{note1}		400	A
E_{AS}	Single Pulsed Avalanche Energy ^{note2}		95	mJ
P_D	Power Dissipation	$T_C = 25^\circ\text{C}$	80	W
R_{eJC}	Thermal Resistance, Junction to Case		1.9	$^\circ\text{C}/\text{W}$
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to +175	$^\circ\text{C}$

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	30	-	-	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V},$	-	-	1.0	μA
I_{GSS}	Gate to Body Leakage Current	$V_{\text{DS}}=0\text{V}, V_{\text{GS}}=\pm 20\text{V}$	-	-	± 100	nA
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_D=250\mu\text{A}$	1.0	1.5	2.5	V
$R_{\text{DS}(\text{on})}$ note3	Static Drain-Source on-Resistance	$V_{\text{GS}}=10\text{V}, I_D=30\text{A}$	-	3.5	4.7	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_D=20\text{A}$	-	5.5	10	
C_{iss}	Input Capacitance	$V_{\text{DS}}=15\text{V}, V_{\text{GS}}=0\text{V}, f=1.0\text{MHz}$	-	2100	-	pF
C_{oss}	Output Capacitance		-	326	-	pF
C_{rss}	Reverse Transfer Capacitance		-	282	-	pF
Q_g	Total Gate Charge	$V_{\text{DS}}=15\text{V}, I_D=30\text{A}, V_{\text{GS}}=10\text{V}$	-	45	-	nC
Q_{gs}	Gate-Source Charge		-	3	-	nC
Q_{gd}	Gate-Drain("Miller") Charge		-	15	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DS}}=15\text{V}, I_D=30\text{A}, R_{\text{GEN}}=3\Omega, V_{\text{GS}}=10\text{V}$	-	21	-	ns
t_r	Turn-on Rise Time		-	32	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time		-	59	-	ns
t_f	Turn-off Fall Time		-	34	-	ns
I_s	Maximum Continuous Drain to Source Diode Forward Current		-	-	50	A
I_{SM}	Maximum Pulsed Drain to Source Diode Forward Current		-	-	200	A
V_{SD}	Drain to Source Diode Forward Voltage	$V_{\text{GS}}=0\text{V}, I_s=30\text{A}$	-	-	1.2	V
trr	Body Diode Reverse Recovery Time	$I_F=20\text{A}, dI/dt=100\text{A}/\mu\text{s}$	-	15	-	ns
Q_{rr}	Body Diode Reverse Recovery Charge		-	4	-	nC

Notes: 1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

2. EAS condition: $T_J=25^\circ\text{C}$, $V_G=10\text{V}$, $R_G=25\Omega$, $L=0.5\text{mH}$, $I_{AS}=18.4\text{A}$

3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 0.5\%$

1







Figure 1: Output Characteristics**Figure 3:** On-resistance vs. Drain Current**Figure 5:** Gate Charge Characteristics**Figure 2:** Typical Transfer Characteristics**Figure 4:** Body Diode Characteristics**Figure 6:** Capacitance Characteristics

Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drain Current vs. Case Temperature





Figure 11: Maximum Effective Transient Thermal Impedance, Junction-to-Case




Test Circuit

Figure 1: Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3: Unclamped Inductive Switching Test Circuit & Waveforms

Package Mechanical Data TO 251

