

- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary





BVDSS	RDS(ON)	ID
60V	25mΩ	20A

Description

The XR20N06Z is the high cell density trenched N-ch MOSFETs, which provide excellent RDS(ON) and gate charge for most of the synchronous buck converter applications.

The XR20N06Z meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

TO251 Pin Configuration



Absolute Maximum Ratings ($T_c=25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter		Max.	Units
V_{DSS}	Drain-Source Voltage		60	V
V_{GSS}	Gate-Source Voltage		± 30	V
I_D	Continuous Drain Current	$T_c = 25^\circ\text{C}$	20	A
		$T_c = 100^\circ\text{C}$	10	A
I_{DM}	Pulsed Drain Current ^{note1}		80	A
EAS	Single Pulsed Avalanche Energy ^{note2}		39	mJ
P_D	Power Dissipation	$T_c = 25^\circ\text{C}$	41.7	W
$R_{\theta JC}$	Thermal Resistance, Junction to Case		50	$^\circ\text{C}/\text{W}$
T_J, T_{STG}	Operating and Storage Temperature Range		-55 to +175	$^\circ\text{C}$

Electrical Characteristics ($T_J = 25^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static Characteristics						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	60	-	-	V
Gate-Body Leakage Current	I_{GSS}	$V_{DS} = 0\text{V}, V_{GS} = \pm 20\text{V}$	-	-	± 100	nA
Zero Gate Voltage Drain Current $T_J=25^\circ\text{C}$ $T_J=100^\circ\text{C}$	I_{DSS}	$V_{DS} = 60\text{V}, V_{GS} = 0\text{V}$	-	-	1	μA
			-	-	100	
Gate-Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.2	1.7	2.5	V
Drain-Source on-Resistance ⁴	$R_{DS(\text{on})}$	$V_{GS} = 10\text{V}, I_D = 10\text{A}$	-	25	32	$\text{m}\Omega$
		$V_{GS} = 4.5\text{V}, I_D = 5\text{A}$	-	31.5	40	
Forward Transconductance ⁴	g_{fs}	$V_{DS} = 5\text{V}, I_D = 10\text{A}$	-	15.5	-	S
Dynamic Characteristics⁵						
Input Capacitance	C_{iss}	$V_{DS} = 30\text{V}, V_{GS} = 0\text{V}, f = 1\text{MHz}$	-	1355	-	pF
Output Capacitance	C_{oss}		-	60	-	
Reverse Transfer Capacitance	C_{rss}		-	49	-	
Gate Resistance	R_G	$f = 1\text{MHz}$	-	1.2	-	Ω
Switching Characteristics⁵						
Total Gate Charge	Q_g	$V_{GS} = 10\text{V}, V_{DD} = 30\text{V}, I_D = 10\text{A}$	-	22	-	nC
Gate-Source Charge	Q_{gs}		-	4.2	-	
Gate-Drain Charge	Q_{gd}		-	6.9	-	
Turn-on Delay Time	$t_{d(on)}$	$V_{GS} = 10\text{V}, V_{DD} = 30\text{V}, R_G = 3\Omega, I_b = 10\text{A}$	-	6.4	-	ns
Rise Time	t_r		-	15.3	-	
Turn-off Delay Time	$t_{d(off)}$		-	25	-	
Fall Time	t_f		-	7.6	-	
Body Diode Reverse Recovery Time	t_{rr}	$I_F = 10\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$	-	26	-	ns
Body Diode Reverse Recovery Charge	Q_{rr}		-	45	-	nC
Drain-Source Body Diode Characteristics						
Diode Forward Voltage ⁴	V_{SD}	$I_S = 10\text{A}, V_{GS} = 0\text{V}$	-	-	1.2	V
Continuous Source Current $T_C = 25^\circ\text{C}$	I_S	-	-	-	20	A

Notes:

1. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})} = 150^\circ\text{C}$
2. The EAS data shows Max. rating . The test condition is $V_{DD} = 25\text{V}, V_{GS} = 10\text{V}, L = 0.4\text{mH}, I_{AS} = 14\text{A}$
3. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper, The value in any given application depends on the user's specific board design.
4. The data tested by pulsed , pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$.
5. This value is guaranteed by design hence it is not included in the production test.

Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics







Figure 3. Forward Characteristics of Reverse

Figure 4. $R_{DS(ON)}$ vs. V_{GS} Figure 5. $R_{DS(ON)}$ vs. I_D Figure 6. Normalized $R_{DS(ON)}$ vs. Temperature

N-Ch 60V Fast Switching MOSFETs




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Safe Operating Area




Figure 11. Normalized Maximum Transient Thermal Impedance

Package Mechanical Data TO 251