

Dual P-Ch 20V MOSFETs

- ★ Super Low Gate Charge
- ★ Green Device Available
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary




| BVDSS | RDS(ON) | ID |
|-------|---------|------|
| -20V | 12mΩ | -30A |

Description

The XR30K02D is the high cell density trenched P-ch MOSFETs, which provide excellent RDS(ON) and gate charge for most of the synchronous buck converter applications.

The XR30K02D meet the RoHS and Green Product requirement with full function reliability approved.

PDFN3333-8L Pin Configuration



Absolute Maximum Ratings

| Symbol | Parameter | Rating | Units |
|--------------------------------------|--|------------|-------|
| V _{DS} | Drain-Source Voltage | -20 | V |
| V _{GS} | Gate-Source Voltage | ±12 | V |
| I _D @T _C =25°C | Continuous Drain Current, V _{GS} @ -4.5V ¹ | -30 | A |
| I _D @T _C =70°C | Continuous Drain Current, V _{GS} @ -4.5V ¹ | -18 | A |
| I _{DM} | Pulsed Drain Current ² | -68 | A |
| P _D @T _C =25°C | Total Power Dissipation ³ | 18 | W |
| P _D @T _C =70°C | Total Power Dissipation ³ | 12 | W |
| T _{STG} | Storage Temperature Range | -55 to 150 | °C |
| T _J | Operating Junction Temperature Range | -55 to 150 | °C |

Thermal Data

| Symbol | Parameter | Max. | Unit |
|------------------|--|------|------|
| R _{θJA} | Thermal Resistance Junction-Ambient ¹ | 75 | °C/W |
| R _{θJA} | Thermal Resistance Junction-Ambient ¹ (t ≤ 10s) | 40 | °C/W |
| R _{θJC} | Thermal Resistance Junction-Case ¹ | 4.2 | °C/W |

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
|--|--|--|------|--------|-----------|----------------------------|
| BV_{DSS} | Drain-Source Breakdown Voltage | $V_{\text{GS}}=0\text{V}$, $I_D=-250\mu\text{A}$ | -20 | --- | --- | V |
| $\Delta \text{BV}_{\text{DSS}}/\Delta T_J$ | BV_{DSS} Temperature Coefficient | Reference to 25°C , $I_D=-1\text{mA}$ | --- | -0.012 | --- | $\text{V}/^\circ\text{C}$ |
| $R_{\text{DS(ON)}}$ | Static Drain-Source On-Resistance ² | $V_{\text{GS}}=-4.5\text{V}$, $I_D=-10\text{A}$ | --- | 12 | 15 | $\text{m}\Omega$ |
| | | $V_{\text{GS}}=-2.5\text{V}$, $I_D=-8\text{A}$ | --- | 16 | 20 | |
| | | | | | | |
| $V_{\text{GS(th)}}$ | Gate Threshold Voltage | $V_{\text{GS}}=V_{\text{DS}}$, $I_D=-250\mu\text{A}$ | -0.4 | -0.7 | -1.0 | V |
| $\Delta V_{\text{GS(th)}}$ | $V_{\text{GS(th)}}$ Temperature Coefficient | | --- | 2.94 | --- | $\text{mV}/^\circ\text{C}$ |
| I_{DSS} | Drain-Source Leakage Current | $V_{\text{DS}}=-15\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$ | --- | --- | 1 | μA |
| I_{GSS} | Gate-Source Leakage Current | $V_{\text{GS}}=\pm 12\text{V}$, $V_{\text{DS}}=0\text{V}$ | --- | --- | ± 100 | nA |
| g_{fs} | Forward Transconductance | $V_{\text{DS}}=-5\text{V}$, $I_D=-10\text{A}$ | --- | 43 | --- | S |
| Q_g | Total Gate Charge (-4.5V) | $V_{\text{DS}}=-10\text{V}$, $V_{\text{GS}}=-4.5\text{V}$, $I_D=-10\text{A}$ | --- | 35 | --- | nC |
| Q_{gs} | Gate-Source Charge | | --- | 5.0 | --- | |
| Q_{gd} | Gate-Drain Charge | | --- | 10 | --- | |
| $T_{\text{d(on)}}$ | Turn-On Delay Time | | --- | 12.0 | --- | |
| T_r | Rise Time | $V_{\text{DD}}=-10\text{V}$, $V_{\text{GS}}=-4.5\text{V}$, $R_G=3.3\Omega$, $I_D=-10\text{A}$ | --- | 40.0 | --- | ns |
| $T_{\text{d(off)}}$ | Turn-Off Delay Time | | --- | 30 | --- | |
| T_f | Fall Time | | --- | 10 | --- | |
| C_{iss} | Input Capacitance | $V_{\text{DS}}=-15\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$ | --- | 2800 | --- | pF |
| C_{oss} | Output Capacitance | | --- | 690 | --- | |
| C_{rss} | Reverse Transfer Capacitance | | --- | 590 | --- | |

Diode Characteristics

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
|-----------------|--|--|------|------|-------|------|
| I_s | Continuous Source Current ^{1,4} | $V_G=V_D=0\text{V}$, Force Current | --- | --- | -30.0 | A |
| I_{SM} | Pulsed Source Current ^{2,4} | | --- | --- | --- | A |
| V_{SD} | Diode Forward Voltage ² | $V_{\text{GS}}=0\text{V}$, $I_s=-1\text{A}$, $T_J=25^\circ\text{C}$ | --- | --- | -1.2 | V |
| t_{rr} | Reverse Recovery Time | $ I_F =-10\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$ | --- | 27 | --- | nS |
| Q_{rr} | Reverse Recovery Charge | | --- | 17.8 | --- | nC |

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Dual P-Ch 20V MOSFETs

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics of Reverse



Fig.5 Normalized $V_{GS(th)}$ vs. T_J 

Fig.2 On-Resistance vs. G-S Voltage





Fig.4 Gate-charge Characteristics

Fig.6 Normalized $R_{DS(on)}$ vs. T_J

Dual P-Ch 20V MOSFETs




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Gate Charge Waveform

Dual PDFN3333-8L Package Outline Data



| Symbol | Dimensions (unit: mm) | | |
|-----------------|-----------------------|------|------|
| | Min | Typ | Max |
| A | 0.70 | 0.75 | 0.80 |
| b | 0.25 | 0.30 | 0.35 |
| c | 0.10 | 0.15 | 0.25 |
| D | 3.25 | 3.35 | 3.45 |
| D1 | 3.00 | 3.10 | 3.20 |
| D2 | 1.78 | 1.88 | 1.98 |
| D3 | -- | 0.13 | -- |
| E | 3.20 | 3.30 | 3.40 |
| E1 | 3.00 | 3.15 | 3.20 |
| E2 | 2.39 | 2.49 | 2.59 |
| e | 0.65 BSC | | |
| H | 0.30 | 0.39 | 0.50 |
| L | 0.30 | 0.40 | 0.50 |
| L1 | -- | 0.13 | -- |
| K | 0.30 | -- | -- |
| θ | -- | 10° | 12° |
| M | * | * | 0.15 |
| * Not Specified | | | |

Notes:

1. Refer to JEDEC MO-240 variation CA.
2. Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D1" and "E1" include interterminal flash or protrusion.