

Features

- Split Gate Trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$

Applications



- DC-DC Converters
- Power management functions
- Synchronous-rectification applications

Product Summary



BVDSS	RDSON	ID
60V	11mΩ	25A

PDFN3333-8L Pin Configuration

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$, unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain-Source Voltage		V_{DS}	60	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25^\circ\text{C}$	I_D	25	A
	$T_C = 100^\circ\text{C}$		18	
Pulsed Drain Current ¹		I_{DM}	136	A
Single Pulse Avalanche Energy ²		EAS	33.8	mJ
Total Power Dissipation	$T_C = 25^\circ\text{C}$	P_D	27	W
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance from Junction-to-Ambient ³	$R_{\theta JA}$	55	$^\circ\text{C/W}$
Thermal Resistance from Junction-to-Case	$R_{\theta JC}$	4.6	$^\circ\text{C/W}$

Electrical Characteristics ($T_J = 25^\circ\text{C}$, unless otherwise noted)

Parameter		Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static Characteristics							
Drain-Source Breakdown Voltage		V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	60	-	-	V
Gate-Body Leakage Current		I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V	-	-	±100	nA
Zero Gate Voltage Drain Current	T _J =25°C	I _{DSS}	V _{DS} = 65V, V _{GS} = 0V	-	-	1	μA
	T _J =100°C			-	-	100	
Gate-Threshold Voltage		V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.2	1.7	2.2	V
Drain-Source on-Resistance ⁴		R _{DS(on)}	V _{GS} = 10V, I _D = 20A	-	11	14	mΩ
			V _{GS} = 4.5V, I _D = 10A	-	14	19	
Forward Transconductance ⁴		g _{fs}	V _{DS} = 10V, I _D = 20A	-	42	-	S
Dynamic Characteristics ⁵							
Input Capacitance		C _{iss}	V _{DS} = 30V, V _{GS} =0V, f =1MHz	-	738	-	pF
Output Capacitance		C _{oss}		-	225	-	
Reverse Transfer Capacitance		C _{rss}		-	13.5	-	
Gate Resistance		R _G	f =1MHz	-	1.2	-	Ω
Switching Characteristics ⁵							
Total Gate Charge		Q _g	V _{GS} = 10V, V _{DS} = 30V, I _D = 20A	-	14	-	nC
Gate-Source Charge		Q _{gs}		-	2.6	-	
Gate-Drain Charge		Q _{gd}		-	2.9	-	
Turn-on Delay Time		t _{d(on)}	V _{GS} =10V, V _{DD} = 30V, R _G = 3Ω, I _D = 20A	-	5.7	-	ns
Rise Time		t _r		-	5.1	-	
Turn-off Delay Time		t _{d(off)}		-	14.8	-	
Fall Time		t _f		-	4.6	-	
Body Diode Reverse Recovery Time		t _{rr}	I _F = 20A, dI/dt = 100A/μs	-	24	-	ns
Body Diode Reverse Recovery Charge		Q _{rr}		-	9.6	-	nC
Drain-Source Body Diode Characteristics							
Diode Forward Voltage ⁴		V _{SD}	I _S = 20A, V _{GS} = 0V	-	-	1.2	V
Continuous Source Current	T _C =25°C	I _S	-	-	-	25	A

Notes:

1. Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)} = 150^\circ\text{C}$.
2. The test condition is $V_{DD} = 25V, V_{GS} = 10V, L = 0.4\text{mH}, I_{AS} = 13A$.
3. The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper, The value in any given application depends on the user's specific board design.
4. The data tested by pulsed, pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$.
5. This value is guaranteed by design hence it is not included in the production test.

Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Forward Characteristics of Reverse




Figure 4. $R_{DS(ON)}$ vs. V_{GS}




Figure 5. $R_{DS(ON)}$ vs. I_D




Figure 6. Normalized $R_{DS(ON)}$ vs. Temperature




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Safe Operating Area





Figure 11. Normalized Maximum Transient Thermal Impedance

Dual PDFN3333-8L Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	--	0.13	--
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65 BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	--	0.13	--
K	0.30	--	--
θ	--	10°	12°
M	*	*	0.15
* Not Specified			

Notes:

1. Refer to JEDEC MO-240 variation CA.
2. Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D1" and "E1" include interterminal flash or protrusion.