

Features



- Split Gate Trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$

Product Summary

BVDSS	RDS(on)	ID
60V	11mΩ	25A

Applications

- DC-DC Converters
- Power management functions
- Synchronous-rectification applications

PDFN3333-8L Pin Configuration**Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$, unless otherwise noted)**

Parameter		Symbol	Value	Unit
Drain-Source Voltage		V_{DS}	60	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C=25^\circ\text{C}$	I_D	25	A
	$T_C=100^\circ\text{C}$		18	
Pulsed Drain Current ¹		I_{DM}	136	A
Single Pulse Avalanche Energy ²		E_{AS}	33.8	mJ
Total Power Dissipation	$T_C=25^\circ\text{C}$	P_D	27	W
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 150	°C

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance from Junction-to-Ambient ³	$R_{\theta JA}$	55	°C/W
Thermal Resistance from Junction-to-Case	$R_{\theta JC}$	4.6	°C/W

Dual N-Ch 60V MOSFETs

Electrical Characteristics ($T_J = 25^\circ\text{C}$, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static Characteristics						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$	60	-	-	V
Gate-Body Leakage Current	I_{GSS}	$V_{DS} = 0\text{V}, V_{GS} = \pm 20\text{V}$	-	-	± 100	nA
Zero Gate Voltage Drain Current $T_J=25^\circ\text{C}$	I_{DSS}	$V_{DS} = 65\text{V}, V_{GS} = 0\text{V}$	-	-	1	μA
$T_J=100^\circ\text{C}$			-	-	100	
Gate-Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.2	1.7	2.2	V
Drain-Source on-Resistance ⁴	$R_{DS(\text{on})}$	$V_{GS} = 10\text{V}, I_D = 20\text{A}$	-	11	14	$\text{m}\Omega$
		$V_{GS} = 4.5\text{V}, I_D = 10\text{A}$	-	14	19	
Forward Transconductance ⁴	g_{fs}	$V_{DS} = 10\text{V}, I_D = 20\text{A}$	-	42	-	S
Dynamic Characteristics⁵						
Input Capacitance	C_{iss}	$V_{DS} = 30\text{V}, V_{GS} = 0\text{V}, f = 1\text{MHz}$	-	738	-	pF
Output Capacitance	C_{oss}		-	225	-	
Reverse Transfer Capacitance	C_{rss}		-	13.5	-	
Gate Resistance	R_G	$f = 1\text{MHz}$	-	1.2	-	Ω
Switching Characteristics⁵						
Total Gate Charge	Q_g	$V_{GS} = 10\text{V}, V_{DS} = 30\text{V}, I_D = 20\text{A}$	-	14	-	nC
Gate-Source Charge	Q_{gs}		-	2.6	-	
Gate-Drain Charge	Q_{gd}		-	2.9	-	
Turn-on Delay Time	$t_{d(on)}$	$V_{GS} = 10\text{V}, V_{DD} = 30\text{V}, R_G = 3\Omega, I_D = 20\text{A}$	-	5.7	-	ns
Rise Time	t_r		-	5.1	-	
Turn-off Delay Time	$t_{d(off)}$		-	14.8	-	
Fall Time	t_f		-	4.6	-	
Body Diode Reverse Recovery Time	t_{rr}	$I_F = 20\text{A}, dI/dt = 100\text{A}/\mu\text{s}$	-	24	-	ns
Body Diode Reverse Recovery Charge	Q_{rr}		-	9.6	-	nC
Drain-Source Body Diode Characteristics						
Diode Forward Voltage ⁴	V_{SD}	$I_S = 20\text{A}, V_{GS} = 0\text{V}$	-	-	1.2	V
Continuous Source Current	$T_C = 25^\circ\text{C}$	I_S	-	-	25	A

Notes:

- Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=150^\circ\text{C}$.
- The test condition is $V_{DD} = 25\text{V}, V_{GS} = 10\text{V}, L = 0.4\text{mH}, I_{AS} = 13\text{A}$.
- The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper, The value in any given application depends on the user's specific board design.
- The data tested by pulsed, pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$.
- This value is guaranteed by design hence it is not included in the production test.

Typical Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics







Figure 3. Forward Characteristics of Reverse

Figure 4. $R_{DS(ON)}$ vs. V_{GS} Figure 5. $R_{DS(ON)}$ vs. I_D Figure 6. Normalized $R_{DS(on)}$ vs. Temperature

Dual N-Ch 60V MOSFETs




Figure 7. Capacitance Characteristics




Figure 8. Gate Charge Characteristics




Figure 9. Power Dissipation




Figure 10. Safe Operating Area





Figure 11. Normalized Maximum Transient Thermal Impedance

Dual PDFN3333-8L Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	--	0.13	--
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65 BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	--	0.13	--
K	0.30	--	--
θ	--	10°	12°
M	*	*	0.15
* Not Specified			

Notes:

- Refer to JEDEC MO-240 variation CA.
- Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
- Dimensions "D1" and "E1" include interterminal flash or protrusion.