

P-Ch 60V Fast Switching MOSFETs

Features

- Split Gate Trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$

Product Summary





BVDSS	RDS(on)	ID
-60V	5.5 mΩ	-100A

Applications

- DC-DC Converters
- Power management functions
- Synchronous-rectification applications

PDFN5060-8L Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-60	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^{1.6}$	-100	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^{1.6}$	-70	A
I_{DM}	Pulsed Drain Current ²	-440	A
EAS	Single Pulse Avalanche Energy ³	960	mJ
I_{AS}	Avalanche Current	---	A
$P_D @ T_C = 25^\circ C$	Total Power Dissipation ⁴	180	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	60	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	0.69	°C/W

P-Ch 60V Fast Switching MOSFETs

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=-250\mu\text{A}$	-60	---	---	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	BV_{DSS} Temperature Coefficient	Reference to 25°C , $I_D=-1\text{mA}$	---	---	---	$\text{V}/^\circ\text{C}$
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=-10\text{V}$, $I_D=-15\text{A}$	---	5.5	7.2	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=-250\mu\text{A}$	-1.6	-2.0	-2.4	V
$\Delta V_{\text{GS}(\text{th})}$	$V_{\text{GS}(\text{th})}$ Temperature Coefficient		---	---	---	$\text{mV}/^\circ\text{C}$
$I_{\text{DS}(\text{SS})}$	Drain-Source Leakage Current	$V_{\text{DS}}=-60\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	-1	uA
		$V_{\text{DS}}=-60$, $V_{\text{GS}}=0\text{V}$, $T_J=100^\circ\text{C}$	---	---	-100	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-10\text{V}$, $I_D=-30\text{A}$	---	---	---	S
R_g	Gate Resistance	$V_{\text{DS}}=0\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	2	---	Ω
Q_g	Total Gate Charge	$V_{\text{DS}}=\pm 10\text{V}$, $V_{\text{GS}}=\pm 10\text{V}$, $I_D=\pm 1\text{mA}$	---	$\int I_{\text{G}} \text{d}t$	---	nC
Q_{gs}	Gate-Source Charge		---	$\int I_{\text{G}} \text{d}t$	---	
Q_{gd}	Gate-Drain Charge		---	FF	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{GS}}=-10\text{V}$, $V_{\text{DD}}=-30\text{V}$, $R_G=3\Omega$, $I_D=-15\text{A}$	---	4.5	---	ns
T_r	Rise Time		---	2.5	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	14.5	---	
T_f	Fall Time		---	3.5	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=\pm 10\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	$\int I_{\text{G}} \text{d}t$	---	pF
C_{oss}	Output Capacitance		---	$\int I_{\text{G}} \text{d}t$	---	
C_{rss}	Reverse Transfer Capacitance		---	$\int I_{\text{G}} \text{d}t$	---	

Diode Characteristics





Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,4}	$V_G=V_D=0\text{V}$, Force Current	---	---	-100	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_S=-1\text{A}$, $T_J=25^\circ\text{C}$	---	---	-10	V
t_{rr}	Reverse Recovery Time	$I_F=-1\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$	---	$\int I_{\text{G}} \text{d}t$	---	nS
Q_{rr}	Reverse Recovery Charge		---	$\int I_{\text{G}} \text{d}t$	---	nC

Note :


1 The data is tested by a surface mounted diode on a 1 inch² FR-4 board with 2OZ copper.2 The data is tested by a pulsed pulse width $\leq 300\text{us}$ duty cycle $\leq 2\%$.

3 The EAS data shows Max. Rating at the test condition As VRMS, VDD=-30V, VGS=-10V, L=0.5mH


4 The power dissipation is limited by 150°C junction temperature5 The data is theoretically the same as A_{DSS} and A_{DMA} . In real applications it should be limited by total power dissipation.

Characteristics Curve:**Typ. output characteristics**
 $I_D = f(V_{DS})$ **Typ. drain-source on resistance**
 $R_{DS(on)} = f(I_D)$ **Typ. transfer characteristics**
 $I_D = f(V_{GS})$ **Drain-source on-state resistance**
 $R_{DS(on)} = f(T_j); I_D = -15A; V_{GS} = -10V$ 


Gate Threshold Voltage -
 $V_{TH}=f(T_j)$; $I_D=-250\mu A$




Drain-source breakdown voltage
 $V_{BR(DSS)}=f(T_j)$; $I_D=-250\mu A$




Typ. gate charge
 $V_{GS}=f(Q_{gate})$; $I_D=-15A$




Typ. capacitances
 $C=f(V_{DS})$; $V_{GS}=0V$; $f=1MHz$




Power Dissipation
 $P_{tot}=f(T_c)$




Maximum Drain Current
 $-I_D=f(T_c)$



Safe operating area
 $I_D=f(V_{DS})$




Body Diode Forward Voltage Variation
 $-I_F=f(-V_{DS})$




Max. transient thermal impedance

$$Z_{thJC} = f(t_p)$$




Test Circuit and Waveform:


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



Package Mechanical Data-PDFN5060-8L-Single



Symbol	Common			
	mm		Inch	
	Min	Max	Min	Max
A	1.03	1.17	0.0406	0.0461
b	0.34	0.48	0.0134	0.0189
c	0.824	0.0970	0.0324	0.082
D	4.80	5.40	0.1890	0.2126
D1	4.11	4.31	0.1618	0.1697
D2	4.80	5.00	0.1890	0.1969
E	5.95	6.15	0.2343	0.2421
E1	5.65	5.85	0.2224	0.2303
E2	1.60	/	0.0630	/
e	1.27 BSC		0.05 BSC	
L	0.05	0.25	0.0020	0.0098
L1	0.38	0.50	0.0150	0.0197
L2	0.38	0.50	0.0150	0.0197
H	3.30	3.50	0.1299	0.1378
I	/	0.18	/	0.0070