

**Features**


- Split Gate Trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low  $R_{DS(ON)}$

**Product Summary**

BVDSS	RDS(on)	ID
40V	6.9 mΩ	60A

**Applications**

- DC-DC Converters
- Power management functions
- Synchronous-rectification applications

**PDFN5060-8L Pin Configuration****Absolute Maximum Ratings**

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	40	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current <sup>1</sup>	60	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current <sup>1</sup>	30	A
$I_{DM}$	Pulsed Drain Current <sup>2</sup>	100	A
EAS	Single Pulse Avalanche Energy <sup>3</sup>	28	mJ
$I_{AS}$	Avalanche Current	180	A
$P_D @ T_C = 25^\circ C$	Total Power Dissipation <sup>4</sup>	29	W
$T_{STG}$	Storage Temperature Range	-55 to 150	°C
$T_J$	Operating Junction Temperature Range	-55 to 150	°C

**Thermal Data**

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient (Steady State) <sup>1</sup>	---	60	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case <sup>1</sup>	---	3.2	°C/W

**Electrical Characteristics ( $T_J=25^\circ\text{C}$ , unless otherwise noted)**







Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$ , $I_D=250\mu\text{A}$	40	---	---	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance <sup>2</sup>	$V_{\text{GS}}=10\text{V}$ , $I_D=12\text{A}$	---	6.9	8.5	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}$ , $I_D=10\text{A}$	---	10.0	15	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$ , $I_D=250\mu\text{A}$	1	---	2.5	V
$I_{\text{DSS}}$	Drain-Source Leakage Current	$V_{\text{DS}}=32\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_J=25^\circ\text{C}$	---	---	1	$\text{uA}$
		$V_{\text{DS}}=32\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $T_J=55^\circ\text{C}$	---	---	5	
$I_{\text{GSS}}$	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$ , $V_{\text{DS}}=0\text{V}$	---	---	$\pm 100$	nA
$R_g$	Gate Resistance	$V_{\text{DS}}=0\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	1.7	---	$\Omega$
$Q_g$	Total Gate Charge (4.5V)	$V_{\text{DS}}=20\text{V}$ , $V_{\text{GS}}=4.5\text{V}$ , $I_D=12\text{A}$	---	5.8	---	$\text{nC}$
$Q_{\text{gs}}$	Gate-Source Charge		---	3	---	
$Q_{\text{gd}}$	Gate-Drain Charge		---	1.2	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=15\text{V}$ , $V_{\text{GS}}=10\text{V}$ , $R_G=3.3\Omega$	---	14.3	---	$\text{ns}$
$T_r$	Rise Time		---	5.6	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	20	---	
$T_f$	Fall Time		---	11	---	
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=15\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	---	690	---	$\text{pF}$
$C_{\text{oss}}$	Output Capacitance		---	193	---	
$C_{\text{rss}}$	Reverse Transfer Capacitance		---	38	---	

**Diode Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$I_s$	Continuous Source Current <sup>1,5</sup>	$V_G=V_D=0\text{V}$ , Force Current	---	---	60	A
$V_{\text{SD}}$	Diode Forward Voltage <sup>2</sup>	$V_{\text{GS}}=0\text{V}$ , $I_s=1\text{A}$ , $T_J=25^\circ\text{C}$	---	---	1	V

Note :

- 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is  $V_{\text{DD}}=25\text{V}$ , $V_{\text{GS}}=10\text{V}$ , $L=0.1\text{mH}$ , $I_{\text{AS}}=31\text{A}$
- 4.The power dissipation is limited by  $150^\circ\text{C}$  junction temperature
- 5.The data is theoretically the same as  $I_D$  and  $I_{\text{DM}}$  , in real applications , should be limited by total power dissipation.

**Typical Characteristics****Fig.1 Typical Output Characteristics****Fig.3 Source Drain Forward Characteristics****Fig.5 Normalized  $V_{GS(th)}$  vs  $T_J$** **Fig.2 On-Resistance vs G-S Voltage****Fig.4 Gate-Charge Characteristics****Fig.6 Normalized  $R_{DS(on)}$  vs  $T_J$**




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform







Fig.11 Unclamped Inductive Waveform

## Package Mechanical Data- PDFN5060-8L

Top ViewBottom ViewSide View

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.154REF.		0.006REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	1.470	1.870	0.058	0.074
D2	0.470	0.870	0.019	0.034
E1	3.375	3.575	0.133	0.141
D3	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
$\theta$	10°		12°	